You are here:
Data channels
#
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
All
Beginning with C (2 pages)
CATR
CMLR
COND_DLG3_F0_VDC
CATR_RT
CMLX
COND_DLG3_F1
CB1
CMRM
COND_DLG3_F1_SIG
CB1A
CMSF
COND_DLG3_F1_VDC
CB2
CMSX
COND_DLG3_F2
CB2A
CMVB
COND_DLG3_F2_SIG
CB3
CMVR
COND_DLG3_F2_VDC
CB3A
COND_BD
COND_DLG3_F3
CB4
COND_BD_RT
COND_DLG3_F3_SIG
CB4A
COND_BD_T1
COND_DLG3_F3_VDC
CC01
COND_BD_T2
COND_DLG4_F0
CC02
COND_BIT
COND_DLG4_F0_SIG
CC03
COND_BIT_OBM
COND_DLG4_F0_VDC
CC04
COND_BIT_RT
COND_DLG4_F1
CC05
COND_BM
COND_DLG4_F1_SIG
CC06
COND_BM_RT
COND_DLG4_F1_VDC
CC07
COND_BM_T1
COND_DLG4_F2
CC08
COND_BM_T2
COND_DLG4_F2_SIG
CC09
COND_BS
COND_DLG4_F2_VDC
CC10
COND_BS_RT
COND_DLG4_F3
CC11
COND_BS_T1
COND_DLG4_F3_SIG
CC12
COND_BS_T2
COND_DLG4_F3_VDC
CDBC
COND_BX
COND_DTE1_F0
CDCR
COND_BX_RT
COND_DTE1_F0_SIG
CDCX
COND_DLG1_F0
COND_DTE1_F0_VDC
CDEB
COND_DLG1_F0_SIG
COND_DTE1_F1
CDER
COND_DLG1_F0_VDC
COND_DTE1_F1_SIG
CDHR
COND_DLG1_F1
COND_DTE1_F1_VDC
CDLR
COND_DLG1_F1_SIG
COND_DTE1_F2
CDLX
COND_DLG1_F1_VDC
COND_DTE1_F2_SIG
CDRM
COND_DLG1_F2
COND_DTE1_F2_VDC
CDVB
COND_DLG1_F2_SIG
COND_DTE1_F3
CDVR
COND_DLG1_F2_VDC
COND_DTE1_F3_SIG
CIDP
COND_DLG1_F3
COND_DTE1_F3_VDC
CILD
COND_DLG1_F3_SIG
COND_DTR1_F0
CILM
COND_DLG1_F3_VDC
COND_DTR1_F0_SIG
CIMP
COND_DLG2_F0
COND_DTR1_F0_VDC
CIRD
COND_DLG2_F0_SIG
COND_DTR1_F1
CIRM
COND_DLG2_F0_VDC
COND_DTR1_F1_SIG
CIXD
COND_DLG2_F1
COND_DTR1_F1_VDC
CIXM
COND_DLG2_F1_SIG
COND_DTR1_F2
CLL8
COND_DLG2_F1_VDC
COND_DTR1_F2_SIG
CLLD
COND_DLG2_F2
COND_DTR1_F2_VDC
CMBC
COND_DLG2_F2_SIG
COND_DTR1_F3
CMCR
COND_DLG2_F2_VDC
COND_DTR1_F3_SIG
CMCX
COND_DLG2_F3
COND_DTR1_F3_VDC
CMEB
COND_DLG2_F3_SIG
COND_DTR2_F0
CMER
COND_DLG2_F3_VDC
COND_DTR2_F0_SIG
CMHR
COND_DLG3_F0
COND_DTR2_F0_VDC
CMLL
COND_DLG3_F0_SIG
COND_DTR2_F1
Pages:
<
1
2
>
Return to Curve Mnemonic Dictionary